

The Plural Architecture

Shared Memory Many-core with Hardware Scheduling

Ran Ginosar Technion, Israel and RAMONChips



Oct 2017



Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Validation
- Plural programming examples
- ManyFlow for the Plural architecture



many-cores

- Many-core is:
 - a single chip
 - with many (how many?) cores and on-chip memory
 - running one (parallel) program at a time, solving one problem
 - an accelerator
- Many-core is NOT:
 - Not a "normal" multi-core
 - Not running an OS
- Contending many-core architectures
 - Shared memory (the Plural architecture, XMT)
 - Tiled (Tilera, Godson-T)
 - Clustered (Rigel)
 - GPU (Nvidia)
- Contending programming models



Why manycores? Scaling

- We know of VLSI scaling
 - Going forward with technology
 - See VLSI course
- Another scaling: More cores using same technology
 - Example: Start with one core
 - Voltage V₁
 - Frequency \approx performance = f_1
 - Power $P_1 \approx C V_1^2$
 - Move to 2 cores
 - Voltage $V_2 = 0.8 V_1$
 - Frequency $f_2 = 0.8 f_1$
 - Performance = $2 f_2 = 1.6 f_1$
 - Power $P_2 = 2C V_2^2 = 2C (0.8 V_1)^2 = 2 \times 0.64 C V_1^2 = 1.3 P_1$
 - Conclusions
 - Increasing frequency is dead
 - Naïve parallelism is naïve
 - Manycore scaling can scale



Context

- Plural:
 - homogeneous acceleration
 - for heterogeneous systems





One (parallel) program ?

- Best formal approach to parallel programming is the PRAM model
- Manages
 - all cores as a single shared resource
 - all memory as a single shared resource
- and more...



Cormen, Leiserson, Rivest, Stein, Introduction to algorithms, 2009



Joseph F. JaJa, Introduction to Parallel Algorithms, 1992



PRAM matrix-vector multiply



PRAM logarithmic sum

The PRAM algorithm

V





Advantages of PRAM-like programming

- Simpler program
 - Flat memory model
 - Same data structures as in serial code
 - No code for finding and moving the data
 - Easier programming, lower energy, higher performance
 - Scalable to higher number of cores

Advantages of PRAM-like programming

- Same-node Scalability
 - Easy to define high levels of parallelism
 - Scalable to more cores running slower at lower voltage
 - on same technology node
 - Example: same-node-scaling from N to 2N cores same-node-scaling of Vdd and f by $\alpha = 0.8, \dots, 0.5$

	N cores, Vdd, f	2N cores, α Vdd, α f	$\alpha = 0.8$	lpha=0.7	$\alpha = 0.6$	lpha=0.5
Perf	P(N) = Nf	$2N\alpha f \\= 2\alpha P(N)$	P(N) \cdot 1.6	P(N) \cdot 1.4	P(N) \cdot 1.2	P(N)
Time	$T(N) = \frac{W}{Nf}$	$\frac{W}{2N\alpha f} = \frac{T(N)}{2\alpha}$	$\frac{T(N)}{1.6}$	$\frac{T(N)}{1.4}$	$\frac{T(N)}{1.2}$	T(N)
Power	$PW(N) = NCV^2 f$	$2NC\alpha^2 V^2 \alpha f$ $= 2\alpha^3 PW(N)$	PW(N)	<i>PW(N)</i> • 0.7	PW(N) $\cdot 0.4$	<i>PW(N)</i> • 0.25
Energy	$E(N) = P(N)T(N) = WCV^{2}$	$2\alpha^{3}PW(N)$ $\cdot T(N)/2\alpha$ $= \alpha^{2}E(N)$	<i>E(N)</i> ∙ 0.64	E(N) • 0.5	<i>E(N)</i> ∙ 0.36	<i>E(N)</i> ∙ 0.25
Perf / Pwr	$\frac{PPR(N)}{= 1/CV^2}$	$\frac{PPR(N)}{\alpha^2}$	<i>PPR(N)</i> • 1.5	PPR(N) $\cdot 2$	<i>PPR(N)</i> • 2.8	PPR(N) · 4

Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Validation
- Plural programming examples
- ManyFlow for the Plural architecture



The Plural Architecture: Part I



Many small processor cores Small private memories (stack, L1 caches)

Fast NOC to memory (Multistage Interconnection Network) NOC resolves conflicts

SHARED memory, many banks ~Equi-distant from cores (2-3 cycles)

"Anti-local" address interleaving Negligible conflicts

The Plural Architecture: Part II



Hardware scheduler / dispatcher / synchronizer

Low (zero) latency parallel scheduling enables fine granularity

Many small processor cores Small private memories (stack, L1)

Fast NOC to memory (Multistage Interconnection Network) NOC resolves conflicts

SHARED memory, many banks ~Equi-distant from cores (2-3 cycles)

"Anti-local" address interleaving Negligible conflicts

Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Validation
- Plural programming examples
- ManyFlow for the Plural architecture



How does the P-to-M NOC look like?



- Full bi-partite connectivity required
- But full cross-bar not required: minimize conflicts and allow stalls/re-starts



Logarithmic multistage interconnection network

Ρ Ρ Ρ Ρ Ρ Ρ Ρ Ρ Ρ Ρ Ρ Ρ





Floor plan and route to shared memory





access sequence: fixed latency (when successful)



Floor plan: 64 DSP cores (24KB each) & 4MB shared memory take 320 mm² on 65nm



19

V

					DDR		_	4		
serdes			[10]	[11]	[11]	[10]			spf_	serdes
	interf: [8]	aœ]	[12]	[13]	[13]	[12]	[9]	erface [8]		
	[6]	[7]	[14]	[15]	[15]	[14]	[7]	[6]		
	[4]	[5]	5 69 133 197 21 85 149 213	6 70 134 198 22 86 150 214	9 73 137 201 25 89 153 217	10 74 138 202 26 90 154 218	[5]	erface [4]		
	[2]	[3]	37 101 165 229 53 117 181 245 196 212 228 244	38 102 166 230 54 118 182 246 55 39 23 7	41 105 169 233 57 121 185 249 200 216 232 248	42 106 170 234 58 122 186 250 59 43 27 11	[3]	[2]	LDPC	
	[0]	ace]	132 148 164 180 68 84 100 116 4 20 36 52	119 103 87 71 183 167 151 135 247 231 215 199	136 152 168 184 1 72 88 104 120 1 8 24 40 56 2	23 107 91 75 .87 171 155 139 .51 235 219 203	[1]	erface [0]		
	[0]	[1]	0 16 32 48 64 80 96 112 128 144 160 176	195 211 227 243 131 147 163 179 67 83 99 115	255 239 223 207 191 175 159 143 1 127 111 95 79 1	60 44 28 12 .24 108 92 76 .88 172 156 140	[1]	[O]		
	[2]	[3]	192 208 224 240 49 113 177 241 33 97 161 225	3 19 35 51 50 114 178 242 34 98 162 226	63 47 31 15 2 254 190 126 62 238 174 110 46	152 236 220 204 253 189 125 61 237 173 109 45	[3]	erface [2]		
	[4]	[5] are	17 81 145 209 1 65 129 193	18 82 146 210 2 66 130 194	222 158 94 30 206 142 78 14	221 157 93 29 205 141 77 13	[5]	[4] erface		
	[6]	ace [7]	[14]	[15]	[15]	[14]	[7]	erface [6]		
	[8]	[9]	[12]	[13]	[13]	[12]	[9]	[8] reface		
ser		spf_bl	[10]	[11]	[11]	[10]				
des	serdes								serdes	sen

(32+16) × 0.8 Gb/s

12 × 2 × 6.25 Gb/s

RC64

Stannandel, Anglennandel) an		

Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Validation
- Plural programming examples
- ManyFlow for the Plural architecture



Three levels of "parallel" programming



schedule

P-to-S

scheduling NoC

Shared memory

- Multiple Plural chips
 - Distributed computing (message passing)
 - OR: shared memory

- The Plural chip
 - 64 cores, shared memory

All Rater All Ra

A high performance DSP core
VLIW + SIMD



The Plural task-oriented programming model



- Task-dependency-graph
- Sequential task codes
- Task graph loaded into scheduler
- Tasks loaded into memory

Task template:

regular

duplicable | taskName (instance_id)

... instance_id // instance id is instance number



Fine Grain Parallelization Convert (independent) loop iterations for (i=0; i<10000; i++) { a[i] = b[i]*c[i]; }</pre> duplicable doLargeLoop into parallel tasks set task quota(doLargeLoop, 10000) void doLargeLoop(unsigned intid) { a[id] = b[id]*c[id]; } //id is instance number





Another task graph (linear solver)





Linear Solver: Simulation snap-shots



Cores and Tasks





Hardware Scheduler: Under the hood



task #

0	total instances	dependencies	state	# already allocated	
1					
2					





Plural Task Oriented Programming Model: Task Rules 1

- Tasks are sequential
- All ready tasks, or any subset, can be executed in parallel on any number of cores
- All computing organized in tasks. All code lines belong to tasks
- Tasks use shared data in shared memory
 - May employ local private memory.
 - Its contents disappear once a task completes
- Precedence relations among tasks:
 - Described in task graph
 - Managed by scheduler: receive task completion messages, schedule dependent tasks
- Nesting task spawning is easy and natural



Plural Task Oriented Programming Model: Task Rules 2

- 2 types of tasks:
 - Regular task (Executes once)
 - Duplicable task
 - Many independent concurrent instances
 - Identified/dispatch: entry point, instance number
- Conditions on tasks checked by scheduler
- Tasks are not functions
 - No arguments, no inputs, no outputs
 - Share data only in shared memory
- No synchronization points other than task completion
 - No BSP, no barriers
- No locks, no access control in tasks
 - Conflicts are designed into the algorithm (they are no surprise)
 - Resolved only by P-to-M NoC



Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Validation
- Plural programming examples
- ManyFlow for the Plural architecture

Concurrency in shared memory manycore

- Non-preemptive execution
- Task graph defines tasks and dependencies
- Task graph executed by scheduler
- $\exists \text{ path } t_i \rightarrow t_k \Rightarrow t_i, t_k \text{ are non-concurrent}$
 - Execution of t_i must complete before start of execution of t_k
- Otherwise, t_i, t_k are concurrent May execute simultaneously or at any order
- Task graph must be decomposable into concurrent sets



t,

t_k

(verifiable) Shared Memory Access Rules

- 1. Predictable Addressing
 - Shared memory address derivable at compile time
 - No data-dependent shared memory addresses
 - Predictable *malloc()* address
- 2. Exclusive Write (EW)
 - Task t_i writes into A
 ⇒ compiler can verify that
 no concurrent task t_k allowed to access A
 (neither read nor write)
- 3. Concurrent Read (CR)
 - Compiler can verify that Concurrent tasks may read from same address but none of them may write into it



Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Validation
- Plural programming examples
- ManyFlow for the Plural architecture



Example: Matrix Multiplication

```
set task quota(mm, N*N);
                                        // create N×N tasks
extern float A[],B[],C[]
                                        // A,B,C in shared mem
void mm (unsigned int id)
                                        // id = instance number
{
     i = id \mod N;
                                        // row number
     k = id / N;
                                        // column number
     sum = 0;
     for (m=0; m<N; m++) {</pre>
          sum += A[i][m] * B[m][k]; // read row & column from
                                        // shared mem
     }
     C[i][k] = sum;
                                        // store result in shared mem
}
                                                duplicable MM
```
Algorithms and their performance

- Matrix multiplication
 - RTD by Ramon Chips
- Image processing
 - RTD by TU Braunschweig, DSI, DLR, ELBIT/ELOP
 - Hyperspectral imaging
 - SAR imaging
- Modem
 - RTD by Ramon Chips

Matrix Multiplication on RC64

$$C = A \times B$$

$$C_{i,j} = \sum_{m} A_{i,m} \times B_{m,j}$$

- Each result element $C_{i,j}$ is computed by a task
 - For N×N matrices, N×N tasks (regardless of #cores)
- Later, each task computes an entire row of C
 - Only N tasks



Matrix Multiplication on RC64

```
CODE (plain C)
```

```
#define MSIZE 100
float A[MSIZE][MSIZE],
                         B[MSIZE][MSIZE],
     C[MSIZE][MSIZE];
                                  REGULAR
int mm start()
   int i,j;
  for (i=0; i< MSIZE; i++)
      for (j=0; j< MSIZE; j++)
         \{ A[i][j] = 13; B[i][j] = 9; \}
                              DUPLICABLE
void mm (unsigned int id)
   int i,j,m; float sum = 0;
  i = id \% MSIZE; j = id / MSIZE;
  for (m=0; m < MSIZE; m++)
      sum += A[i][m]*B[m][i];
   C[i][j]=sum;
                                  REGULAR
int mm end ()
{ printf("finished mm\n"); }
```

TASK GRAPH





Matrix Multiplication on RC64

Ρ	Тр	SU	Eff		
1	8,190,021	1	1.00		0000
2	4,095,021	2	1.00		10000
4	2,047,521	4	1.00		1000
8	1,023,771	8	1.00		
16	511,896	16	1.00	รา	100
32	256,368	32	1.00		10
64	128,604	64	1.00		
128	64,722	127	0.99		1 🤙
256	32,781	250	0.98		1
512	16,401	499	0.98		
1024	8,211	997	0.97		



• Why is SU(1024) still less than 1024?



Matrix Multiplication using only N tasks

CODE (plain C)

```
#define MSIZE 100
float A[MSIZE][MSIZE], B[MSIZE][MSIZE],
     C[MSIZE][MSIZE];
     mm_start ()
                                 REGULAR
int
  int i,j;
   for (i=0; i< MSIZE; i++)
      for (j=0; j< MSIZE; j++)
         \{ A[i][i] = 13; B[i][i] = 9; \}
void mm_ntasks (unsigned int id)
                                        DUP
   int m, k; float sum = 0;
   for (k=0; k<MSIZE; k++) {
      sum = 0;
      for (m=0; m < MSIZE; m++)
         sum += A[id][m]*B[m][k];
      C[id][k]=sum;
     mm end ()
                                 REGULAR
int
   printf("finished mm with N tasks\n"); }
```

TASK GRAPH

#define MSIZE 100

```
regular mm_start()
duplicable mm_ntasks(mm_start) MSIZE
regular mm_end(mm_ntasks)
```



Matrix Multiplication using only N tasks

Р	Тр	SU	Eff
1	8,140,021	1	1.00
2	4,070,021	2	1.00
4	2,035,021	4	1.00
8	1,058,221	8	0.96
16	569,821	14	0.89
32	325,621	25	0.78
64	162,821	50	0.78
128	81,421	100	0.78
256	81,421	100	0.39
512	81,421	100	0.20
1024	81,421	100	0.10

• What went wrong ?







DVB-S2x MODEM on RC64

- Developed at Ramon Chips
- DVB-S2 is critical to modern communication satellites

DVB-S2 transmit—three stages





Many-Flow: software pipeline





DVB-S2x task graph



Many-Flow: Double buffering





Performance of DVB-S2 on RC64



Tx 2.3 Gb/s

Rx 1.0 Gb/s



SW development flow: MATLAB to RC64

- 1. MATLAB float, unrestricted (also SIMULINK)
- 2. MATLAB float, restricted memory size and I/O
- 3. MATLAB fixed point 16-bit
 - Insert DSP library functions
 - Create Golden model
- 4. Convert to C
 - Sequential code on laptop
 - Bit-exact comparison to Golden model
- 5. Parallelize for RC64 many-core. Create task graph
 - Simulate using "many-task emulator" on laptop
 - Bit-exact comparison to Golden model
- 6. Transfer to RC64
 - Execute on hardware, or
 - Simulate using cycle-accurate RC64 simulator
 - Bit-exact comparison to Golden model



What if parallelism is limited ?

- So far, examples were highly parallel
- What if algorithm CANNOT be parallelized?
 - Execute many (serial) instances in parallel
 - Each instance on different data
- What if algorithm is mixture of serial / parallel segments?
 - Use <u>ManyFlow</u>

Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Validation
- Plural programming examples
- ManyFlow for the Plural architecture



Stream Processing

- Data arrives in a sequence of blocks
- In parallel:
 - Process current block (K)
 - Output results of previous block (K-1)
 - Input next block (K+1)





PIPELINED stream processing

• For faster data & slower processing



PIPELINED stream processing: ManyFlow

- Parallel execution of pipelined stream processing on the shared-memory manycore Plural architectures
- Flexible, dynamic, out-of-order, task-oriented execution

Example: A DWT image compression algorithm



Low utilization: only 65%



Speed it up with a pipeline?





Hardware-like Pipeline



Needs 5 stages: two with 64 cores each, three with one core each (total 131 cores) If only 64 cores, time / step = 64x2 + 25 = 153 (how ? What is the utilization?) Hard to program, inefficient, inflexible, fixed task per core. Need to store 5 images

Parallel / pipelined "ManyFlow"



V

Parallel / pipelined "ManyFlow"



Task graph for continuous execution Includes two more pipe stages, for I/O of images

Now need to store 7 images (and their temporary storage)

Parallel / pipelined "ManyFlow"



The code

PROGRAM

```
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#define N 1000
        round_counter = 0;
int
void program_start() {
       set_task_quota(BB,N);
        set_task_quota (DD,N);
}
void AA (void) {
                       set_task_runtime(25); }
void BB (void) {
                       set_task_runtime(3);
void CC (void) {
                       set_task_runtime(20); }
void DD (void) {
                       set_task_runtime(3);
void EE (void) {
                       set_task_runtime(10); }
int task_manager(void) {
        round_counter++;
        if (round_counter < 5)
               return(0);
        else
               return(1);
}
void program_end(void) { }
```

TASK graph

regular task	prograr	n_start()	
regular task	AA	(progra	m_start task_manager==0)
regular task	CC	(progra	m_start task_manager==0)
regular task	EE	(progra	m_start task_manager==0)
duplicable task	BB	(progra	m_start task_manager==0)
duplicable task	DD	(progra	m_start task_manager==0)
regular task	task_m	anager	(AA && BB && CC && DD && EE)
regular task	prograr	n_end	(task_manager==1)

(for simplicity, real task code replaced by indication of duration)

}

Challenges

- What if on-chip memory is limited?
 - Input & output to/from same area
 - Process smaller data blocks
 - Decompose algorithm to fewer steps
 - Beware of combining serial and parallel code segments in same pipe stage
 - Stages may be serial, highly parallel, or limited parallel

Example: JPEG compression algorithm using ManyFlow





JPEG compression: ManyFlow



Regular task 65

JPEG compression: Task Allocation



task allocation graph

JPEG compression: Most cores active



task allocation graph summary

Example: JPEG2000 Encoder

Image: $1K \times 1K$ 8b pixels



Core frequency $F_1 = 250 \text{ MHz}$ Serial time $T_1 = 3.55 \text{ sec}$ Parallel time $T_{64} = 400 \text{ msec}$ Speed-up: $SU(64) = T_1/T_{64} \approx 9$ Efficiency: $E(64) = \frac{SU(64)}{64} = 0.14$





Parallel fraction f=95%

Non-ManyFlow RIGID Multi-Job Scheduling

- Run multiple serial sections in parallel
- Run a single parallel section at a time



Non-ManyFlow RIGID Multi-Job Scheduling

- Fixed number of cores *p*=64
- Job with fraction f parallel, (1 f) serial
 - Time of parallel section fT_1/p
- Variable number of Jobs *J*=1,2,...
- Schedule:
 - J serial sections in parallel, time $T_{PS} = (1 f)T_1$
 - J parallel sections in series, time $T_{PP} = J \times fT_1/p$
- Serial time $T_S(J) = J \times T_1$
- Parallel time $T_P(J) = T_{PS} + T_{PP}$





JPEG2000, J=1, *f*=95%

Non-ManyFlow RIGID Multi-Job Scheduling



Ĩ

- Memory-limited
- 8MB (¹/₄ max memory) enables:
 - J=16 jobs
 - Speed-up 50 (cf. 9)
 - 0.8 efficiency (cf. 0.14)
 - ManyFlow works better !





Advantages of the Plural Architecture

- Shared, uniform (~equi-distant) memory
 - no worry which core does what
 - no advantage to any core because it already holds the data
- Many-bank memory + fast P-to-M NoC
 - low latency
 - no bottleneck accessing shared memory
- Fast scheduling of tasks to free cores (many at once)
 - enables fine grain data parallelism
- Any core can do any task equally well on short notice
 - scales well
- Programming model:
 - intuitive to programmers
 - CREW verifiable
 - "easy" for automatic parallelizing compiler (?)


Summary

- Simple many-core architecture
 - Inspired by PRAM
- Hardware scheduling
- Task-based programming model
- Designed to achieve the goal of 'more cores, less power'
- Developing model to illuminate / investigate